Algorithm for Determining the Intensity of Access to Data Structures in a Computer Program
( Pp. 37-47)

More about authors
Naumchik Nikolay A. veduschiy tehnolog
Main Computing Center is a Branch of JSC Russian Railways (MCC)
Moscow, Russian Federation
For read the full article, please, register or log in
Abstract:
The purpose of the research. The article discusses the problem of efficient use of computational resources. Describes the hardware prefetching mechanism. The purpose of the study is to find a solution that provides the ability to evaluate the quantitative use of the memory area in a computer program. This, in turn, is necessary to improve the efficiency of using the hardware capabilities of the computer. Results. As a result of the study, the author comes to the conclusion that the desired solution is an algorithm for determining the intensity of access to data structures in a computer program. The article presents the terminology that explains the name of the indicators used in the algorithm, describes the mathematical model for calculating the indicator and its limitations. A system of equations expressing the range of values of the data access intensity indicator was formulated. A three-dimensional model and two two-plane graphs were constructed to obtain a complete picture of the perception of the range of values. A detailed description of the algorithm and the presented mathematical model of the final and intermediate calculations allow us to develop an automated solution for certain tools (for example, compilers) used in the development of a computer program. The author concludes that the obtained indicator provides a quantitative representation of the use of shares of information (data areas) in a computer program for the subsequent assessment of the effectiveness of the computer program and the data structures used. Based on the results of the assessment, decisions can be made on the conformity / non conformity of the proposed solution and the need to modify the computer program or the data structures used.
How to Cite:
Naumchik N.A., (2021), ALGORITHM FOR DETERMINING THE INTENSITY OF ACCESS TO DATA STRUCTURES IN A COMPUTER PROGRAM. Computational Nanotechnology, 2: 37-47. DOI: 10.33693/2313-223X-2021-8-2-37-47
Reference list:
Abramov A.V., Goldovskiy YA.M., Safonova I.E., Tel nov G.G. Obuchayushchaya programma Predstavlenie informatsii v komp yutere // Innovatsionnye, informatsionnye i kommunikatsionnye tekhnologii. 2016. № 1. S. 371-374. URL: https://www.elibrary.ru/download/elibrary 27332448 40543038.pdf
Aver yanov V.S., CHerepanov S.A., Ganzha T.V. Blok apparatnoy predvyborki dannykh v kesh pervogo urovnya MP MTSST-R2000. M.: Mosk. fiz.-tekhn. in-t (gosudarstvennyy universitet). URL: http://www.mcst.ru/files/595b91/570cd8/50372f/000000/averyanov v.s. blok apparatnoy predvyborki dannyh v kesh pervogo urovnya mikroprotsessora mtsst-r2000.pdf
Aryashev S.I., Bychkov K.S. Optimizatsiya mekhanizma predvaritel nogo schityvaniya v kesh-pamyati vtorogo urovnya // Problemy razrabotki perspektivnykh mikro- i nanoelektronnykh sistem (MES). M.: In-t problem proektirovaniya v mikroelektronike RAN. 2016. S. 274. URL: https://www.elibrary.ru/it
Afonin I., Kabachnik D. Sovremennye protsessornye arkhitektury // Sovremennye tekhnologii avtomatizatsii. M.: OOO STA-PRESS , 2020. S. 100-102. URL: https://www.cta.ru/Content/FBPublisher/cta2020-1-/92/index.html
Babayan B.A., Kim A.K., Sakhin YU.KH. Otechestvennye universal nye mikroprotsessory serii MTSST-R // Elektronika: nauka, tekhnologiya, biznes. M.: Tekhnosfera, 2003. S. 46-52. URL: https://www.elibrary.ru/it
Buryak D.YU., Popova N.N. O zadache prognozirovaniya vremeni vypolneniya neyrosetevykh algoritmov s ispol zovaniem plat GPU na primere setey svertki // Computational nanotechnology. 2017. S. 27-51. URL: https://www.elibrary.ru/download/elibrary 29368053 79085824.pdf
Zimin A.E., Kosov N.A. Obespechenie informatsionnoy bezopasnosti v protsesse sozdaniya i ispol zovaniya programm dlya EVM // Aktual nye problemy infotelekommunikatsiy v nauke i obrazovanii. Mater. VI Mezhdunarodnoy nauch.-tekhn. i nauch.metod. konf.: sb. nauch. st. V 4 t. T. 2 / pod red. S.V. Bachevskogo. SPb.: SPbGUT, 2017. S. 343-348. URL: http://www.sut.ru/doci/nauka/6apino/apino2017-2.pdf
Marshalovich V.E., Rymarchuk A.G., Murashko V.V. Rezul taty testirovaniya proizvoditel nosti servera na baze protsessora El brus-4S // Superkomp yuternye tekhnologii. Rostov-na- Donu: YUzhnyy federal nyy universitet, 2018. S. 55-59. URL: https://www.elibrary.ru/it
Mastyugin M.YU., Safonova I.E. Programma modelirovaniya razmeshcheniya dannykh v kesh-pamyati polnost yu assotsiativnoe raspredelenie // Innovatsii na osnove informatsionnykh i kommunikatsionnykh tekhnologiy. M.: Mosk. in-t elektroniki i matematiki NIU VSHE, 2015. S. 421-424.
Kim A.K. i dr. Mikroprotsessory i vychislitel nye kompleksy semeystva El brus . SPb.: Piter, 2013. S. 77-83. URL: http://www.mcst.ru/doc/book 121130.pdf
Safonova I.E. O prostranstvenno-vremennykh kharakteristikakh informatsii // Innovatsii na osnove informatsionnykh i kommunikatsionnykh tekhnologiy. 2015. S. 230-233.
Sobolev P.YU., Filenko E.S. Ispol zovanie yazyka programmirovaniya Assembler v yazykakh programmirovaniya vysokogo urovnya // Nauchnye perspektivy XXI veka: mater. Mezhdunar. (zaochnoy) nauch.-prakt. konf. (Praga, CHekhiya) / pod obshch. red. A.I. Vostretsova. Neftekamsk: Nauch.-izdat. tsentr Mir nauki , 2018. S. 105-110. URL: https://www.elibrary.ru/download/elibrary 34897452 39958016.pdf
Soliman M.I. Arkhitektura VLIW dlya vypolneniya mul tiskalyarnykh/vektornykh instruktsiy na unifitsirovannom kanale dannykh // Konf. po elektronike, svyazi i fotonike (SIECPC) (Er-Riyad, Saudovskaya Araviya). 2013. S. 1-7. URL: https://www.researchgate.net/publication/261093979 A VLIW architecture for executing multi-scalarvector instructions on unified datapath
Strausev A.V., Mikholap L.A., Kudryashov A.A. Metod otsenki vremeni resheniya kompleksnoy zadachi na EVM // Natsional naya assotsiatsiya uchenykh (NAU). 2018. № 9 (36). S. 47-50. URL: https://www.elibrary.ru/download/elibrary 32811960 58182961.pdf
Timofeev A.V., Knyazev A.S., Kozlov V.V. Obshchaya kharakteristika tekhnologii sozdaniya programmnogo obespecheniya // Alleya nauki. Tomsk: Izdat. tsentr Quantum , 2018. S. 439-443. URL: https://www.elibrary.ru/download/elibrary 35184173 52557961.pdf
Tishchuk B.YU., Bykovskiy S.V. Adaptivnyy blok predvyborki dannykh dlya kesh-pamyati pervogo urovnya dlya mikroprotsessorov s arkhitekturoy RISC-V // Al manakh nauchnykh rabot molodykh uchenykh universiteta ITMO. SPb.: Natsional nyy issledovatel skiy universitet ITMO, 2020. S. 327-329. URL: https://www.elibrary.ru/it
Keywords:
algorithm, data access intensity, computer program, hardware prefect, increasing the efficiency of using computing resource.